1-Bit Full Adder in Perpendicular Nanomagnetic Logic using a Novel 5-Input Majority Gate
نویسندگان
چکیده
منابع مشابه
Ultra-Low Cost Full Adder Cell Using the nonlinear effect in Four-Input Quantum Dot Cellular Automata Majority Gate
In this article, a new approach for the efficient design of quantum-dot cellular automata (QCA) circuits is introduced. The main advantages of the proposed idea are the reduced number of QCA cells as well as increased speed, reduced power dissipation and improved cell area. In many cases, one needs to double the effect of a particular inter median signal. State-of-the-art designs utilize a kind...
متن کاملImplementation of 1-bit Full Adder using Gate Difuision Input (GDI) cell
Now–a-days in digital circuits design high speed, high throughput, small silicon area, and at the same time, lowpower consumption of digital circuit is most important things for digital circuit designers. In this paper a novel design method of a low power digital circuit is discussed, where the GATE DIFFUSION INPUT (GDI) technique has been used for the simultaneous generation of digital logic f...
متن کاملA Novel CMOS 1-bit 8T Full Adder Cell
The 1-bit full adder is a very important component in the design of application specific integrated circuits. Demands for the low power VLSI have been pushing the development of design methodologies aggressively to reduce the power consumption drastically. In most of the digital systems adder lies in the critical path that affects the overall speed of the system. So enhancing the performance of...
متن کاملA Novel High-Performance CMOS 1-Bit Full-Adder Cell
In this paper we introduced low leakage 10T one-bit full adders cells are proposed for mobile applications. The analysis has been performed on various process and circuits techniques, the analysis with leakage power. We introduced a new transistor resizing approach for 1bit full adder cells to determine the optimal sleep transistor size which reduce the leakage power and area to minimize leakag...
متن کامل2- Bit Comparator Using Different Logic Style of Full Adder
In this paper a new design of comparator is described with the help of Full adder which are the basic building block of ALU and ALU is a basic functioning unit of the microprocessors and DSP. In the world of technology it has become essential to develop various new design methodologies to reduce the power and area consumption. In this paper comparator are developed using various design of full ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: EPJ Web of Conferences
سال: 2014
ISSN: 2100-014X
DOI: 10.1051/epjconf/20147505001